

FIG. 1A

S.A.	DRAM SUB-ARRAY  DSA <sub>1</sub>	ROW  R <sub>1</sub>	COLUMN DECODER	ROW  R <sub>2</sub>	DRAM SUB-ARRAY  DSA <sub>2</sub>	S.A.	DRAM SUB-ARRAY  DSA <sub>3</sub>	ROW  R <sub>3</sub>	COLUMN DECODER
		TAG <sub>1</sub>		TAG <sub>2</sub>				TAG <sub>3</sub>	
	ROW DECODER	REGISTER CONTROL & ADDRESS CONTROL				ROW DECODER	ROW DECODER		

FIG.1B




FIG.2




FIG.3




FIG.4

S.A.	DRAM SUB-ARRAY  DSA <sub>1</sub>	RC <sub>1</sub>	DRAM SUB-ARRAY	RC <sub>2</sub>	S.A.	DRAM SUB-ARRAY  DSA <sub>2</sub>	ROW R <sub>2</sub>	TAG <sub>2</sub>	ROW R <sub>3</sub>	TAG <sub>3</sub>	COLUMN DECODER
		ROW		ROW							
		R <sub>1</sub>		R <sub>2</sub>							
	ROW DECODER	REGISTER CONTROL & ADDRESS CONTROL			ROW DECODER	ROW DECODER					

FIG.5




FIG.6




FIG. 7




FIG.8